The-OpenROAD-Project OpenSTA issues

The-OpenROAD-Project / OpenSTA

OpenSTA engine

GNU General Public License v3.0

388 stars 168 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

COmpilation error please do need help

#93 csvijay43 closed 2 years ago
2
Can someone help with the question about “Error: path end objects do not have a startpoint_arrival property.”?

#92 RCCCC closed 2 years ago
1
Add attribute parsing support to OpenSTA

#91 QuantamHD closed 4 months ago
1
Support for tclreadline

#90 bfg86 closed 1 year ago
2
syntax error, unexpected REG

#89 mdzakirhussain closed 2 years ago
11
Docker Image openroad/opensta:latest is not publically available anymore

#88 mdzakirhussain closed 2 years ago
1
changes to compile with MinGW

#87 Chopper455 closed 2 years ago
0
ETA on VCD driven power calculation

#86 leochand101 closed 2 years ago
1
Unmatched results when using `disconnect_pin` and `connect_pin` command.

#85 KKA92 closed 2 years ago
3
OpenSTA: Add support for internal_power group that doesn't distinguishe between rise_power and fall_power

#84 beejan closed 2 years ago
1
Power reporting issue

#83 BaudouinChauviere closed 2 years ago
7
Can someone help to explain the meaning of the class Tag?

#82 Steven89Liu opened 2 years ago
1
Inquiry about OpenSTA with the `replaceCell` function from `STA` class.

#81 KKA92 closed 2 years ago
1
logicNot function used outside #if CUDD

#80 just22 closed 2 years ago
1
where can i get the liberty file for xilinx fpga as i want to use the opensta to do the timing analysis for the xilinx netlist?

#79 Steven89Liu closed 2 years ago
1
Tool not able to parse the net with $ and report as syntax error, unexpected $undefined

#78 dineshannayya closed 2 years ago
3
System hangs during full-chip STA with OpenSTA with 15K cells

#77 dineshannayya closed 3 years ago
10
Even after reading .spef file report_annotated_check shows all are

#76 dineshannayya closed 3 years ago
1
Need Script to run the FLAT STA (Top-level with Multiple Hardmacro)

#75 dineshannayya closed 3 years ago
1
report_power does not return anything.

#74 subhajit26 closed 3 years ago
1
return all paths from/to a pin

#73 ch-oak closed 3 years ago
1
Opensta flagging syntax error with yosys generated netlist

#72 SanishKoshi closed 3 years ago
1
Why load_slew in LumpedCapDelayCalc::loadDelay is scaled by multi_drvr_slew_factor_ twice?

#71 bravo-t closed 3 years ago
1
cmd issue

#70 1347806 closed 3 years ago
1
another compile error from missing declarations

#69 AppMathIsRealMath closed 3 years ago
1
Fixes #31 OpenSTA cannot parse assigns to concatenated signals.

#68 QuantamHD closed 3 years ago
1
Fix minor compilation errors

#67 tgingold closed 3 years ago
1
VerilogWriter.cc: write assign statements

#66 tgingold closed 2 years ago
1
compile errors from missing declarations

#65 AppMathIsRealMath closed 3 years ago
1
power report

#64 paprikun closed 3 years ago
1
clock gate does not correctly impact report_power

#63 gadfort closed 3 years ago
2
Power inconsistent over corners

#62 gadfort closed 3 years ago
4
Re-appearance of NaNs in power

#61 gadfort closed 3 years ago
2
NaN in report_power results

#60 gadfort closed 3 years ago
8
support for tclreadline

#59 bfg86 closed 1 year ago
2
Units getting lost in rewriting of SDC file.

#58 gadfort closed 3 years ago
2
Support with insert_buffer

#57 nickson-jose closed 3 years ago
1
constrained output with reference pin gets marked as unconstrained

#56 quentinw91 closed 3 years ago
1
Could you please make a release and assign some version number?

#55 yurivict closed 3 years ago
1
make failed using tcl8.6 on ubuntu platform

#54 simintao closed 3 years ago
2
unset_output_delay asks for unknown argument

#52 quentinw91 closed 3 years ago
3
Missing proc get_pins_error

#51 20Mhz closed 3 years ago
6
Unable to source or read files

#50 charumaurya closed 3 years ago
3
OpenSTA not launching properly

#49 charumaurya closed 3 years ago
1
taking divider delay into account with generated_clocks

#48 quentinw91 closed 3 years ago
1
123

#47 TianJiaLin1994 closed 4 years ago
0
Missing checkSlewLimitPreamble

#46 ahmed-agiza closed 4 years ago
1
Updated decommissioned ius repo link

#45 ilesser closed 2 years ago
1
Updated decommissioned ius repo link

#44 ilesser closed 4 years ago
1
VertexId.hh, ArrayTable.hh are used but not installed

#43 yurivict closed 4 years ago
1

Previous Next