issues
search
nickg
/
nvc
VHDL compiler and simulator
https://www.nickg.me.uk/nvc/
GNU General Public License v3.0
589
stars
75
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Array data not written to the FST file
#852
m-kru
closed
4 months ago
3
Crash when outputting fst
#851
nathanaelhuffman
closed
4 months ago
6
--exit-severity=failure does not affect exit status
#850
m-kru
closed
4 months ago
0
Double report level breaks simulation result analysis scripts
#849
m-kru
closed
4 months ago
0
Pure function calling 'impure' procedure
#848
avelure
closed
4 months ago
1
nvc report output is noisy
#846
m-kru
closed
4 months ago
0
Error when using an alias to slice a signal
#845
maleiter
closed
4 months ago
1
Simulation of large design ends with: Fatal: missing variable for generic X in Y
#844
martinspinler
closed
4 months ago
4
** Fatal: dst argument to map signal is not a signal
#843
smaslovski
closed
5 months ago
2
fatal: invalid type kind T_ARRAY in range_of
#842
avelure
closed
5 months ago
0
Rebuild std libraries on compile
#841
avelure
opened
5 months ago
1
Caught signal 11 (SEGV_MAPERR)
#840
m-kru
closed
5 months ago
2
What does missing vcode unit during elaboration mean
#839
m-kru
closed
5 months ago
3
Analyzing vhdl file results in 'Fatal: Write to object in frozen arena'
#837
augustofg
closed
5 months ago
2
How to compile vendor libraries with different standard
#836
m-kru
closed
5 months ago
4
Slicing type conversion
#835
avelure
closed
5 months ago
2
PSL - an option to treat analyze errors as warnings
#834
m-kru
closed
2 months ago
5
Working directory in search paths for libraries
#833
m-kru
closed
5 months ago
7
Inconsistent documentation for generic
#832
m-kru
opened
5 months ago
0
** Fatal: cannot rewrite generic DIM to tree kind T_FCALL
#831
smaslovski
closed
5 months ago
0
invalid type kind T_ARRAY in range_of a bunch of addresses
#830
Galactic-Explorer
closed
3 months ago
2
Guarded blocks
#829
yikkrubz
closed
5 months ago
1
Cov different top hierarchies
#828
Blebowski
closed
5 months ago
4
Aggregates and VHDL-2008 stuff
#827
JimLewis
closed
5 months ago
5
aggregate and array directions when the aggregate is in an expression
#826
JimLewis
closed
5 months ago
5
Sensitivity lists and aggregates
#825
JimLewis
closed
5 months ago
6
Record Resolution and Upgrade to version 1.11.2
#824
JimLewis
closed
5 months ago
12
Support merging covdbs with different top-level architectures
#823
sean-anderson-seco
opened
5 months ago
3
Bump JIT_MAX_ARGS
#822
sean-anderson-seco
closed
6 months ago
0
Fatal: Write to object in frozen arena
#821
Anselmo95
closed
6 months ago
4
VHDL 93: Unexpected X when concatenating data from generate blocks.
#820
aqeelmahroof
closed
6 months ago
2
** Fatal: tree kind T_ALIAS does not have item I_POS
#819
smaslovski
closed
6 months ago
0
Port map concatenation leads to `Fatal: tree kind T_WAVEFORM does not have item I_IDENT`
#817
schnommus
closed
6 months ago
1
VHDL entity with a name using extended idenfier
#816
jorkrohn
closed
6 months ago
2
Missing variable for generic in package instance
#815
sean-anderson-seco
closed
6 months ago
0
vhpi: Support types from package instances
#814
sean-anderson-seco
closed
6 months ago
0
Githash in version output
#813
avelure
closed
6 months ago
3
"** Fatal: Write to object in frozen arena PIPEWORK.REDUCER-RTL [address=0x7f207229bc88]" while elaborating instance
#812
ikwzm
closed
6 months ago
2
Verilog - Support `celldefine`, `endcelldefine`, `ifdef` and `else`
#811
Blebowski
opened
6 months ago
3
2008: Generic functions on packages causes fatal error
#810
bpadalino
closed
7 months ago
3
2008: Unconstrained Array Inputs Cause SEGFAULT
#809
bpadalino
closed
7 months ago
0
Verilog supply nets
#808
amb5l
closed
4 months ago
1
Verilog define
#807
amb5l
closed
7 months ago
1
Optimize bound checks
#806
Anselmo95
closed
7 months ago
2
Error: no matching operator "*" [REAL, universal_real return TIME]
#805
smaslovski
closed
7 months ago
0
Vital TimingChecksOn optimization
#804
avelure
opened
7 months ago
2
PSL crash with default clock declaration in architecture body
#803
Blebowski
closed
7 months ago
0
Another of the same bug: ** Fatal: tree kind T_ALIAS does not have item I_PORTS
#802
smaslovski
closed
7 months ago
0
** Fatal: tree kind T_ALIAS does not have item I_POS
#801
smaslovski
closed
7 months ago
1
Warning on comparing different vector lengths
#800
avelure
closed
7 months ago
1
Previous
Next