issues
search
openhwgroup
/
cva6
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
https://docs.openhwgroup.org/projects/cva6-user-manual/
Other
2.14k
stars
652
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
add spyglass waiver file to waive ErrorAnalyzeBBox error
#2254
Asmaa-Kassimi
closed
2 weeks ago
2
update riscv-isa-manual to riscv-isa-release-c8c8075-2024-06-12
#2253
ASintzoff
closed
2 weeks ago
2
[BUG] "Virtual" test list fails when icache settings are modified
#2252
LQUA
opened
2 weeks ago
0
Prepare for LLVM
#2251
math-gout
closed
2 weeks ago
3
[BUG] Cannot run verif/regress/benchmark.sh
#2250
ferrandf
opened
2 weeks ago
1
docs: fix spec_builder.py
#2249
slgth
closed
2 weeks ago
1
cv64a6_mmu: set NrPMPEntries to 16 (fixes #2244)
#2248
slgth
closed
2 weeks ago
2
latch detection in spyglass audit report
#2247
Asmaa-Kassimi
opened
2 weeks ago
1
Remove cv32a6_embedded configuration
#2246
JeanRochCoulon
closed
2 weeks ago
7
Run make vcs to start the verdi waveform view some problems
#2245
cllll402
closed
2 weeks ago
3
assertion Cfg.NrPMPEntries <= 16 fails in hello_world.cv64a6_mmu
#2244
AngelaGonzalezMarino
closed
2 weeks ago
6
[BUG] SPIKE model is not configurable with TvalEn core option
#2243
LQUA
opened
2 weeks ago
1
cv32a65x doc: fix RISC-V unpriv pdf generation
#2242
ASintzoff
closed
2 weeks ago
0
Fix instruction realign when C extension is not used
#2241
AngelaGonzalezMarino
closed
2 weeks ago
7
[BUG] Instruction realign assumes C extension always present in 32 bits configuration
#2240
AngelaGonzalezMarino
closed
2 weeks ago
0
cv32a65x doc: split unpriv and priv HTML pages
#2239
ASintzoff
closed
2 weeks ago
1
feat: extend cva6_hpdcache_if_adapter (support for hpdcache_icache as well)
#2238
takeshiho0531
closed
1 week ago
2
interconnect alpha2
#2237
yanicasa
closed
2 weeks ago
2
Move CV32A65X documentation into its own chapter
#2236
slgth
closed
2 weeks ago
0
[HOTFIX] Typo: from lower to upper case
#2235
JeanRochCoulon
closed
2 weeks ago
0
When NrPMPEntries == 8, set 2 upper PMPCfg and 8 upper CfgAddress as read-only CSRs
#2234
JeanRochCoulon
closed
2 weeks ago
6
csr_regfile.sv: if no U-mode, mstatus.tw is read-only 0 (fix #2228)
#2233
ASintzoff
closed
2 weeks ago
1
Fix PMPCFG number
#2232
JeanRochCoulon
closed
2 weeks ago
2
MTVAL is read-only zero when TvalEn = 0
#2231
JeanRochCoulon
closed
2 weeks ago
2
GCC 13.1.0 Prerequisites to run benchmark.sh
#2230
Tanishqgithub
opened
2 weeks ago
4
Use cv32a6_imac_sv32 to generate FPGA bitstream
#2229
JeanRochCoulon
closed
2 weeks ago
4
[BUG] : mstatus.TW is set to 1
#2228
AyoubJalali
closed
2 weeks ago
0
csr_regfile.sv: if no U-mode, mcounteren does not exist (fix #2221)
#2227
ASintzoff
closed
2 weeks ago
2
Define a new param to constraint mtvec to be in direct mode only
#2226
JeanRochCoulon
closed
2 weeks ago
2
Fix Csr instruction decode and change the message verbosity
#2225
AyoubJalali
closed
2 weeks ago
1
[Xcelium flow] xrun uvm rules
#2224
CoralieAllioux
closed
2 weeks ago
1
[Xcelium flow] xrun testharness rules
#2223
CoralieAllioux
closed
2 weeks ago
6
[Xcelium flow] Clean DPI void function import
#2222
CoralieAllioux
closed
2 weeks ago
3
[BUG] : mcounteren does not raise an illegal exception
#2221
AyoubJalali
closed
2 weeks ago
0
[BUG] <title>How to verify the output of a certain c program after running on CVA6
#2220
PoojaR07
closed
1 week ago
2
Reduce gate count of csr_regfile.sv
#2219
JeanRochCoulon
opened
3 weeks ago
0
TIME/TIMEH not implemented
#2218
JeanRochCoulon
opened
3 weeks ago
0
Fix Camel style for cva6 parameters
#2217
JeanRochCoulon
opened
3 weeks ago
1
Bump core/cache_subsystem/hpdcache from `32407cb` to `0d09330`
#2216
dependabot[bot]
closed
2 weeks ago
7
Bump verif/core-v-verif from `b92d30f` to `835720b`
#2215
dependabot[bot]
closed
3 weeks ago
1
About VERDI
#2214
Ajian12
closed
3 weeks ago
0
[TASK] [FPGA] Support for Xilinx AXI 1G/2.5 G Ethernet Subsystem
#2213
WorldofJARcraft
opened
3 weeks ago
6
Change CVV submodule to CVV PR 2460
#2212
MarioOpenHWGroup
closed
3 weeks ago
2
[Xcelium flow] sim yaml
#2211
CoralieAllioux
closed
2 weeks ago
1
[Xcelium flow] corev dv yaml
#2210
CoralieAllioux
closed
2 weeks ago
2
superscalar: add a second issue port
#2209
cathales
closed
3 weeks ago
2
Add param to enable/disable Zihpm and Zicntr extensions for 65x
#2208
JeanRochCoulon
closed
2 weeks ago
7
Remove extra -v in smoke-tests.sh
#2207
math-gout
closed
3 weeks ago
3
[riscv-config] Align CV32A65X spec on adoc, cleanup defs. Fix CSR updater.
#2206
zchamski
closed
3 weeks ago
1
OBI protocol between Frontend to icache
#2205
yanicasa
closed
3 weeks ago
0
Previous
Next