kevinpt hdlparse issues

kevinpt / hdlparse

Simple parser for extracting VHDL documentation

http://kevinpt.github.io/hdlparse/

MIT License

69 stars 53 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

Update index.rst

#27 skyySea1 opened 2 weeks ago
0
Adding Bluespec Support

#26 iamkarthikbk closed 2 months ago
1
Python3 packaging

#25 liambeguin closed 1 year ago
0
Need Python 3 version of this library. No longer builds due to lack of use_2to3

#24 Anutrix opened 1 year ago
2
Error in parsing the last Output

#23 Eyantra698Sumanto opened 2 years ago
0
doc: use BuildTheDocs, add CI workflow

#22 umarcor closed 2 years ago
1
Does not look to be actively maintained

#21 michael-etzkorn opened 2 years ago
14
Documentation bug `extract_objects_from_source`

#20 michael-etzkorn opened 2 years ago
0
Add end markers for package and architecture

#19 andresmanelli opened 3 years ago
1
Add VhdlParameterType class to support vector and array parameter types

#18 KatCe opened 3 years ago
0
Corrected regexes to filter out comments and properly recognize keywords.

#17 mpkopec opened 4 years ago
0
Parsing "output logic" port is wrong

#16 masics opened 4 years ago
0
Add support for logic type and fix minor syntax error

#15 hanhha opened 4 years ago
0
Add entity parsing

#14 andresmanelli opened 5 years ago
4
matching end of entity and end of architecture

#13 m-tosch opened 5 years ago
1
Verilog and VHDL parser issues

#12 nvzach opened 5 years ago
0
verilog parser - parse as a port of a function's port.

#11 KyleJeong opened 6 years ago
0
verilog parser - Wrong parsing of comment

#10 KyleJeong opened 6 years ago
0
verilog parser - parsing when port name has "input_" characters

#9 KyleJeong opened 6 years ago
0
verilog parser struggled with 'output' as part of port name

#8 Blechzwerg opened 6 years ago
0
Get hdlparse registered at awesome-vhdl

#7 Paebbels opened 6 years ago
0
hdl parse not working for parsing an entity

#6 obruendl opened 6 years ago
1
Support for Verilog 2001 attributes?

#5 mithro opened 6 years ago
1
fail to match named "end component" syntax

#4 bergnoli closed 6 years ago
1
cooperation

#3 Nic30 closed 6 years ago
1
Constants not getting fetched by the parser

#2 mohit162009 closed 6 years ago
1
No documentation

#1 RasmusB closed 6 years ago
1