openpower-cores a2i issues

openpower-cores / a2i

Other

243 stars 40 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

Relax GHDL compile errors to warnings. Closes #53.

#54 LarsAsplund closed 1 year ago
1
Fix regression with new GHDL with locally static entity attributes

#53 mikey closed 1 year ago
2
Address space of an SoC using A2I core

#52 Grubby-CPU opened 2 years ago
2
About some unknow instructions in A2 Core

#51 Grubby-CPU opened 2 years ago
2
Why msgclr does not set UsesSPR in iuq_fxu_decode.vhdl

#50 Grubby-CPU opened 2 years ago
0
About the memory consistency model in A2

#49 Grubby-CPU opened 2 years ago
0
About the payload bits of msgsnd instruction

#48 zhaoxiahust closed 2 years ago
2
Error happens when two threads co-execute together

#47 Grubby-CPU opened 2 years ago
16
build and run videos are no longer available

#46 phonovision closed 2 years ago
1
How to fetch later instructions if a branch instrution is met

#45 zhaoxiahust closed 2 years ago
1
Why choosing ex4 to deal with interrupt and exception

#44 Grubby-CPU opened 2 years ago
2
ci: test two GHDL backends (mcode and LLVM)

#43 umarcor opened 3 years ago
1
CI and run.py cleanup

#42 umarcor closed 3 years ago
1
How to deal with wrong target address prediction of link stack

#41 Grubby-CPU opened 3 years ago
1
Setup GitHub Actions to ensure VHDL correctness of all code updates

#40 LarsAsplund closed 3 years ago
4
Assistance Required in building A2I core in Vivado Windows

#38 KrishnanRaghavan closed 3 years ago
1
A design drawback of thread issue selection?

#37 zhaoxiahust opened 3 years ago
0
Unbalanced instruction fetch latency and instruction fetch width

#36 zhaoxiahust closed 3 years ago
6
Question regarding how to drive signal ac_an_req_ld_xfr_len and ac_an_req_ttype (hwsync) of a2l2_axi.vhdl in simulation.

#35 xinyu8888 closed 3 years ago
1
Question regarding the address map of A2i core

#34 xinyu8888 closed 3 years ago
8
Any hints about the ignore_flush_is0 signal

#33 zhaoxiahust opened 3 years ago
1
Problem in simulation of the a2l2_axi.vhdl file

#32 xinyu8888 opened 3 years ago
5
Questions regarding testing A2I with Coremark on FPGA without OS

#31 xinyu8888 closed 3 years ago
5
A2L2_AXI updates

#30 openpowerwtf closed 3 years ago
0
The RAW/WAW dependency check in iuq_fxu_dep.vhdl

#29 Grubby-CPU opened 3 years ago
1
about the expand_type

#28 Grubby-CPU closed 3 years ago
1
cache coherency

#27 gaobo04 closed 3 years ago
1
L1 cache interface

#26 darwin964 closed 3 years ago
5
How to quickly find the key information of the combination logics

#25 Grubby-CPU closed 3 years ago
3
CoreMark and Simulation

#24 xinyu8888 closed 3 years ago
11
The below water remark in iuq_ib_buff.vhdl

#23 Sky-HChina closed 3 years ago
3
Questions about the medium priority when selecting threads to issue

#22 Jackhuang-code opened 3 years ago
1
The 'pgsize_eq' of the TLB entries with xbit

#21 Huash107 closed 3 years ago
4
How to match the coming effective/virtual address with the given TLB entry when considering the X _bit?

#20 luffygood closed 3 years ago
2
What's the function of field LPID?

#19 luffygood closed 3 years ago
1
Questions about MMQ TLB xbit hole

#18 Huash107 closed 3 years ago
5
The speculative excution of instructions relying on previous loads

#17 Grubby-CPU closed 3 years ago
2
The order of writing the GPRs

#16 zhaoxiahust closed 3 years ago
3
The LRU algorithm in I-ERAT

#15 Sky-HChina closed 3 years ago
1
How to map the branch prediction algorithm to the RTL code

#14 Grubby-CPU opened 3 years ago
2
How to calculate the set number based on the EA (effective address) in the MMU module

#13 luffygood closed 3 years ago
11
add comments

#12 openpowerwtf closed 3 years ago
0
About the "ex3_l_s_q_val" signal in "xuq_lsu_l2cmdq" module

#11 zhaoxiahust closed 3 years ago
11
Add comments and clean up whitespace

#10 paulusmack closed 3 years ago
1
Add basic FuseSoC core description file

#9 olofk closed 3 years ago
2
simulation environment

#8 darwin964 closed 3 years ago
17
Resources required?

#7 sameershende closed 3 years ago
1
How could i simulaion it in vivado or any other tools?

#6 tyskink closed 3 years ago
8
Add basic CONTRIBUTING.md

#5 mikey closed 3 years ago
0
Translate off the unused global signals

#4 tgingold closed 3 years ago
7