issues
search
veripool
/
verilog-mode
Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.
http://veripool.org/verilog-mode
GNU General Public License v3.0
247
stars
90
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Fixed AUTONOHOOKUP case where the port is the last input.
#1729
udif
closed
3 years ago
1
parameters that exist in a package are treated like input signals
#1728
imgod2u
closed
3 years ago
1
Have AUTOOUTPUT ignore signals that have been declared
#1727
imgod2u
closed
3 years ago
4
Match only alphabet in cell name
#1726
imgod2u
closed
3 years ago
2
Verilog mode treat typedef as output port
#1725
futurehome
closed
3 years ago
8
Invalid use of ‘\’ in replacement text
#1724
imgod2u
closed
3 years ago
1
Avoid leaving extra spaces before tabs on lining up declarations
#1723
t-a-k
closed
3 years ago
1
AUTO_TEMPLATE - regex for adding instance number times 8 to port number
#1722
longhorngeek
closed
3 years ago
2
Spelling mistake in verilog-mode flag causes others to be ignored
#1721
udif
closed
3 years ago
3
typedef signal name recognition problem
#1720
AlphaLyrae0
closed
3 years ago
1
Incorrect indentation when using nested curly brackets
#1719
leventyakay
closed
2 years ago
4
AUTOINST with packed array of typedef's breaks
#1718
sjalloq
closed
3 years ago
1
indent issue after double comment or comment in input signal line ?
#1717
jlechnar
closed
1 year ago
2
Indentation of close struct
#1716
punzik
closed
3 years ago
1
Feature: Verilog-mode inserting these helper strings automatically for AUTO_TEMPLATES eases connectivity debug
#1715
engrvns
closed
3 years ago
1
AUTORESET uses `0, rather than '0
#1714
padams-manc
closed
3 years ago
1
Previously Working AUTOOUTPUT, AUTOINPUT does not expand anymore with no errors - How to debug
#1713
engrvns
closed
3 years ago
2
autowire creates wrong width definition
#1712
jlechnar
closed
3 years ago
2
indent wrong if within and ifdef else block
#1711
jlechnar
closed
3 years ago
3
emacs/verilog-mode vs LSP?
#1710
unfrostedpoptart
closed
3 years ago
3
What's with moving Issues to Github?
#1709
unfrostedpoptart
closed
3 years ago
1
Enhance hide show
#1708
my2817
closed
3 years ago
3
Fix indent of autoreset delay example
#1707
abradd
closed
3 years ago
1
Update docstring return information
#1706
abradd
closed
3 years ago
0
Enahnce surpport of hideshow,
#1705
my2817
closed
3 years ago
1
Adding comments within the local-variables section
#1704
engrvns
closed
3 years ago
1
Fine Grained Indentation
#1703
NickSica
closed
2 years ago
5
GitHub actions test
#1702
wsnyder
closed
3 years ago
0
Issue 1700 Workaround
#1701
iperryman-xeda
closed
3 years ago
1
Fails to build on CentOS 8 w/ emacs 26.1 and XEmacs 21.5
#1700
iperryman-xeda
closed
3 years ago
5
#1163: fix for instance port indention inside generate for loop
#1699
ruelparent
closed
2 years ago
2
Sensing Multidimensional Port Containing Multiplication Operator
#1698
alanamckee
closed
3 years ago
2
Indenting mismatch between verilog-auto and indent region with non-default verilog-cexp-indent
#1697
abradd
opened
3 years ago
0
how to use AUTOOUTPUT
#1696
zjuxieyi
closed
3 years ago
1
use AUTO_TEMPLATE for multiple times
#1695
zjuxieyi
closed
3 years ago
5
AUTO_LISP to increment signal occurrence to create array
#1694
amolsynapse2
closed
3 years ago
5
AUTOINOUTPARAM does not include parameter assignment
#1693
scdemarc
closed
3 years ago
6
Streaming Operator detection
#1692
vinamarora8
closed
3 years ago
1
AUTOINST doesn’t seem to work with AUTOINOUTMODULE
#1691
scdemarc
closed
3 years ago
1
Issues with AUTOINOUTMODPORT and Handling Master and Slave interface names
#1690
engrvns
closed
3 years ago
4
Creating a wrapper module to convert module with SV interface into SV ports..
#1689
engrvns
closed
3 years ago
2
do we support macro definition in port list
#1688
zjuxieyi
closed
3 years ago
1
No hierarchical autocompletion
#1687
Khaled-Ismail
opened
3 years ago
1
vexpand using Generate statement + Multidimensional array
#1686
meka2405
closed
3 years ago
4
wront indentation on constraints
#1685
luisgutz
closed
3 years ago
3
Setting current working directory?
#1684
imgod2u
closed
4 years ago
1
Allows parameter declaration statements to be treated as like any other declaration
#1683
vinamarora8
closed
3 years ago
4
Allow regexp for AUTOINST
#1682
Mrainy
closed
4 years ago
12
Adds highlighting support for multi-line declaration statements
#1681
vinamarora8
closed
4 years ago
13
Corrects a syntax error, to fix issue https://github.com/veripool/ver…
#1680
vinamarora8
closed
4 years ago
1
Previous
Next